I am trying to get a uvm register field by name in systemverilog. I want to use regex, so that I can use a pattern for the field name. Here is my register fields:I am trying to get a uvm register field by name
阅读背景：
使用正则表达式使用get_field_by_name搜索字段
来源：互联网
分享到：
