I found a very strange behaviour when design my ALU, hope someone can have a look it and tell me what is going on.I found a very strange behaviour when design my
阅读背景：
在systemverilog中组合逻辑“IF”和“assign”语句。
来源：互联网
分享到：
