I'm used to writing code in VHDL in emacs, which has the nice beautify functionality that will align signal assignments. Is there something similar with the Verilog Mode?I'm used to writing code in VHDL in emacs, whic
阅读背景：
在Emacs Verilog模式中对齐代码?
来源：互联网
分享到：
