1.connecting the testbench and the design
2.verilog connection review2.v
阅读背景：
systemverilog 之interface/timing region/program
来源：互联网
分享到：
