如何在verilog中将数字转换为2的补码？

I am trying to design a 4-bit adder subtracter in verilog. This is only the second thing I have ever written in verilog, and I don't know all the correct syntax yet. This is the module I have so far:I am trying to design a 4-bit adder subtracter