如何防止ISE编译器优化我的数组？

I'm new to Verilog, ISE, FPGAs. I'm trying to implement a simple design into an FPGA, but the entire design is being optimized away. It is basically an 2D array with some arbitrary values. Here is the code:I'm new to Verilog, ISE, FPGAs. I'm trying to i