In SystemVerilog hierarchical modules can be connected by simple data types, complex data types (structs, unions, etc), or interfaces. The feature that I am interested in is aggregating all signals between two modules in one place which simplifies maintenance of the code. In SystemVerilog hierarchical modules can be co
阅读背景：
连接层次模块:struct vs interface in SystemVerilog
来源：互联网
分享到：
