Verilog错误- Quartus II - Loop必须在X迭代中终止。

I am working on a VERY simple verilog implementation of a RiSC16 CPU, and I am running into an issue trying compile using Quartus II Web Edition. My code is below:I am working on a VERY simple verilog implement