VHDL生成具有减小长度的STD_LOGIC_VECTORS阵列

I am trying to create an array of std_logic_vectors with reducing lengths. I have tried making an array with a generic std_logic_vector and then using a generate statement to make the vectors.I am trying to create an array of std_logic_vec