VHDL测试平台波形中的信号未初始化

I have written an entity for a 4 bit Adder. This entity uses another port of 1 bit full adder as visible in the code:I have written an entity for a 4 bit Adder. Thi